

An Integrated Analog Demultiplexer for Spatial Multiplexing of Local Elements Scheme Using MOS Transistors

Abstract. This paper proposes a CMOS analog demultiplexer for Spatial Multiplexing of Local Elements scheme at baseband level. This technique is a front-end receiver architecture which uses only one RF channel, carrying multiplexed information from multiple antennas into one RF single channel. The described circuit has four channels, in which each channel has a differential switch pair and an OTA for amplification and differential to single-ended signal conversion. The specifications and simulation performance are in close agreement, which validate the proposed compact design.

Streszczenie. W artykule zaprezentowano analogowy demultiplekser CMOS do przestrzennego multipleksowania (Spatial multiplexing). Ta technika jest stosowana w odbiornikach używających tylko jeden kanał RF i umożliwia multipleksowanie informacji z wielu anten. Opisany układ ma cztery kanały i każdy z kanałów ma różną parę kluczową. (Scalony multiplekser analogowy CMOS dla techniki Spatial Multiplexing)

Keywords: Demultiplexer, CMOS, Integrated Circuit, SMILE scheme.

Słowa Kluczowe: demultiplekser, CMOS, sieci bezprzewodowe.

doi:10.12915/pe.2014.03.24

Introduction

The steady growth of the CMOS technology to implement integrated circuit has been shown as a trend in the design of new devices to cater the increasing demand for mobile communications systems, which currently comprise a wide range of services, including: Mobile system, personal mobile service, satellite, and specialized mobile radios (used by the police, firemen, army, etc.). Therefore, the CMOS technology has been gradually placed in the manufacturing of devices for systems operating standards like WCDMA, GSM, WiMAX, Wi-Fi, Bluetooth, ZigBee, among others, and becoming the working target for designers [1].

Receiving antenna arrays on these standards [2] typically have signal processing performed on baseband. This requires that the amplitude and phase of the signals become properly converted from the antennas to the subsequent stages and vice-versa. In this way, for conventional receivers, an independent set of active RF circuits (LNA and mixer) is required for each channel. Thus, the hardware becomes more expensive contrasting with the growth of low cost wireless systems, considering that the price and power consumption are proportional to the number of the elements in the array.




Fig. 1. The SMILE technique diagram.

Another issue is that the arrays with multiple power lines and nontrivial RF circuits are responsible for introducing noise into the system, besides impairing the integration in small areas. Many efforts have been expended in order to reduce the repetitive use of RF channels. The works [3, 4] show some of these attempts, but in limited environment and system conditions. On the other hand, a quite attractive configuration employs the SMILE (Spatial Multiplexing of Local

Elements) technique [5, 6] which is shown in Fig. 1.

The aim of this technique is to reduce the number of required RF channels for just one, without loss of signal fidelity. This is achieved by switching individually the elements of the array (antennas) at a frequency above the bandwidth. This is equivalent to sample a modulated carrier using sequential pulses [7].

The spatially sampled signals are then multiplexed to form a single output, similar to the TDMA. Once amplified and converted to the baseband, the channel is demultiplexed and the signals recomposed, applying to them a low-pass filter array, without loss of fidelity based on Nyquist sampling law. Then, the signals are digitized to apply the digital signal processing as typically occurs in smart antenna system. A DBF (Digital Beam Forming) algorithm can be applied for example, for the beam selection at the signal reception, in such a way to minimize the interference and improve the quality and sensitivity of the received signal by the system.

The frequency spectrum due to the switching imposed by the SMILE technique for each channel of the system is shown in Fig. 2, where it can be seen that the envelope of points follows a $|Sa(x)|$.

The component frequencies are fixed spacing due to the periodic sampling of the signal with constant frequency $f_s = 1/T_s$. For an array with N elements, the following condition, $f_s = 1/T_s = 1/N\tau_s$, must be observed. To avoid signal aliasing, the sampling rate is set to one-sided bandwidth B , as:

$$(1) \quad f_s \geq B \times N$$

Once multiplexed, the channels from the respective antennas become a single RF channel, which is amplified and converted to the baseband. Then, an analog demultiplexer (which is switched by the same signal of the RF multiplexer, thereby avoiding the occurrence of jitter in the signal) is used to separate the different channels of the system.

In order to obtain the original signal, the cutoff frequency of the low-pass filter is determined in such a way, that only the fundamental frequency of the channel does not have attenuation, i.e.:

$$(2) \quad B < f_{fpb} < f_s - B$$




Fig. 2. Baseband frequency spectrum of a SMILE scheme.

In this context, the aim of this work is the design of a baseband analog demultiplexer for SMILE scheme, as shown in Fig. 1. The CMOS technology used for its complete implementation is $0.35\mu\text{m}$ from Austriamicrosystem foundry .

This paper is organized as follows: Besides this introduction, in Section II, the proposed CMOS analog demultiplexer is shown and designed. In Section III, the simulation results are analyzed, showing its good performance. In addition, in Section IV, it is described the layout. Finally, the Section IV concludes this work.

Analog Demultiplexer

In a SMILE scheme, after the frequency translation, there is a baseband signal containing information from all channels. Thus, this one needs to be demultiplexed, so that each channel can be separately analyzed by a management system. As usually the output of the mixers is balanced, the demultiplexer needs to be compatible, and also perform the conversion of a signal from a balanced configuration to an unbalanced one. Therefore, it is selected for this proposed implementation a system of NMOS switches to perform the demultiplexing of the balanced signal, and a OTA (Operational Transconductance Amplifier) [8, 9] with configuration of differential amplifier as the last stage of voltage gain and signal conversion for each channel.

As the OTA has a limited frequency range [10], it attenuates the higher frequency components of the spectrum if the switches are located after it. In this way, it is necessary to perform the demultiplexing of the channels through the differential analog switches before the OTAs. The differential signal, already demultiplexed, can be applied in the OTAs, which have the role of an active balanced-unbalanced converter for demultiplexed baseband signals. Thereby, each channel of the demultiplexer is constructed by a set of analog switches and differential OTA as shown in Fig. 3.




Fig. 3. Schematic of the analog demultiplexer - one channel only.

For the proposed system with four channels, a demultiplexing system composed by four independent channels is

designed, i.e. a quadruple replication of the system proposed in Fig. 3. The analog switches that use NMOS transistors are often employed for signal commutation in several applications [11]. It can be observed in this circuit that the switch is composed by a main switching function NMOS transistor, coupled to a shunt transistor to increase the switch isolation at the OFF state [12, 13]. The switch is driven by a 3.3 V, and also by a complementary signal, in order to trigger the shunt transistor in a complementary way.

The transistors of the differential NMOS switch (Mn1 and Mn2) were picked in order to ensure high reverse insulation, maintaining good linearity and insertion loss as low as possible in the operating range [14, 15]. These NMOS transistors must operate in the cutoff region ($V_{gs} \leq V_{th}$), with high resistance at OFF state, and must operate in the linear region ($V_{ds} \leq V_{gs} - V_{th}$ and $V_{gs} \geq V_{th}$) to represent a low series resistance at ON state.

The equation 3 presents the resistance of a NMOS transistor in the linear region:

$$(3) \quad r_{ds} = \frac{1}{KPN \left(\frac{W}{L} \right) |V_{gs} - V_{th}|}$$

The length of the switching transistors must be the smallest permitted by the technology, in this case $0.35\mu\text{m}$, in such way to maximize switching speed. On the contrary, the width must be the greater as possible, but from a certain value of W the parasitic capacitances begin to degrade the circuit operation. The increase of the capacitive coupling with the substrate results in higher transmission losses. Thus, the optimized value found through simulations for the relationship W/L is 170/0.35, whereas multiple fingers were employed in order to minimize gate resistances and parasitic effects in source and drain [16]. The shunt transistors dimensions are not a critical issue [17, 18], thereby the relationship 40/0.35 is chosen, which ensures the good insulation found in this design.




Fig. 4. Schematic of the OTA.

The complete schematic of the OTA, including the Miller compensation is shown in Fig. 4, where is also provided an overview of the transistors polarization and (W/L) sizes. The scheme consists of a differential input stage with active load and a second stage with a common source type and current sources. The circuitry towards generating the bias voltages




Fig. 5. Output signals for the analog demultiplexing system for a 30° array angle.

have been omitted in order to clarify the visualization of the schematic.

Differentially from conventional OTAs, in which a symmetrical power supply is used, so that, the input and output are referenced to the ground, this OTA uses a single supply voltage referenced to ground. Thus, the circuit must operate with a DC offset of 1.65V [19].

Demultiplexer results and analysis

During the optimization stage, the corner analysis responses are obtained with a standard load of $10\text{k}\Omega$ and 10pF connected to output. They are summarized in Table 1. From the obtained results, it can be observed that the values after optimization show a good operability of the amplifier with stability (Phase margin analysis) and adequate DC gain.

Table 1. OTA frequency response with corner analysis.

| OTA Parameters | f_1 (kHz) | GBW (MHz) | PM (°) | DC gain (dB) |
|----------------|-------------|-----------|--------|--------------|
| Typical | 10 | 8.41 | 65.15 | 59.42 |
| Slow | 7.5 | 5.96 | 71.95 | 58.40 |
| Fast | 15 | 11.89 | 60.93 | 59.82 |

The OTA is configured as a differences amplifier, as shown in Fig. 3. In this way, after deducting the gain expression, it can obtain $G=-R_2/R_1$ V/V for simplified case, where the relationship $R_3=R_1$ and $R_4=R_2$ is adopted. This circuit uses $50\text{k}\Omega$ and $10\text{k}\Omega$, which represent a voltage gain of 5V/V at this stage.




Fig. 6. Input signal of the demultiplexer for 30° antenna array angle at the SMILE scheme.

At this one, all array elements are reached by a electromagnetic wave 30° out of phase. It increases the band of the multiplexed signal maximizing the performance of this test. The envelope lines represent the output of a low-pass filter array used for recovered the demultiplexed signals to

original ones. A phase progression of 30° through the four channels can be observed, showing the demultiplexer ability to correctly retain array element phasing through demultiplexing process.

Layout

To avoid offset problems in the design of the amplifier components, the match between them must be carefully done. The random offset is provided by mismatches between the match pair of the amplifier input stage, respectively, the input differential pair and the pair of active load. These mismatches are related to variations in the thickness of the gate oxide, gradients of impurities in the transistors, and distortions related to thermal gradients [20]. Although these factors not being manipulated by the designer, there are some layout strategies to minimize them.

Thus, there are basically two rules to be followed: first of all, transistors must be placed as close as possible to decrease the gradient, and then apply the common centroid configuration, which ensure that the gradient affect all transistors in the same manner [21]. In this work, the cross-quad technique [22] is used, where the transistors pair is split in four new transistors.

The layout of one demultiplexer channel (note that the full demultiplexer system is composed by four interconnected parallel channels in an independently way, sharing only the same input signal) is shown in Fig. 7. It can be observed the set of two switches on the left side, and a OTA using a differential pair implemented with cross-quad topology technique on the right side. Also, it is clear the presence of the resistors used for the differences amplifier configuration. These resistors ($10\text{k}\Omega$ and $50\text{k}\Omega$) are implemented using RPOLYH.




Fig. 7. Analog demultiplexer layout (one channel only).

Conclusion

In this paper is presented an analog demultiplexer integrated in CMOS technology employed in the Spatial Multiplexing of Local Elements Technique. This circuit is composed by a set of differential MOS analog switches, followed by an OTA, for the signal conversion and amplification. The obtained results were extremely satisfactory, showing the feasibility of such device in $0.35\mu\text{m}$ technology.

Acknowledgements

The authors would like to thank FAPEMIG – Minas Gerais Research Foundation, for the partial financial support.

REFERENCES

- [1] A. A. Abidi, "RF CMOS comes of age," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 04, pp. 549–561, April 2004.
- [2] L. C. Kretly and C. E. Capovilla, "A novel antenna array based on quasi-yagi element for adaptive wireless system applications," *IEEE International Microwave and Optoelectronics Conference*, vol. 01, pp. 307–312, September 2003.
- [3] J. Cheng, Y. Kamiya, and T. Ohira, "Adaptive beamforming of espar antenna using sequential perturbation," *IEEE MTT-S International Microwave Symposium Digest*, vol. 01, 2001.
- [4] S. Ishii, A. Hoshikuki, and R. Kohno, "Space hopping scheme undershort range rician multipath fading environment," *IEEE Vehicular Technology Conference*, vol. 01, pp. 99–104, May 2000.
- [5] J. D. Fredrick, Y. Wang, and T. Itoh, "A smart antenna receiver array using a single rf channel and digital beamforming," *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 12, pp. 3052–3058, December 2002.
- [6] —, "Smart antennas based on spatial multiplexing of local elements SMILE for mutual coupling reduction," *IEEE Transactions on Antennas and Propagation*, vol. 52, no. 1, pp. 106–114, January 2004.
- [7] K. Shinoh and Y. E. Wang, "Two-dimensional planar array for digital beamforming and direction-of-arrival estimations," *IEEE Transactions on Vehicular Technology*, vol. 58, no. 07, pp. 3137–3144, July 2009.
- [8] G. DeLaFuente-Cortes, V. R. Gonzalez-Diaz, J. Hernandez-Sanchez, G. Mino-Aguilar, F. Guerrero-Castellanos, O. G. Felix-Beltran, and E. Moreno-Barnosa, "Design constraints for low distortion OTA's in on-chip analog front-ends," *International Conference on Electronics, Communications and Computing*, pp. 236–239, 2013.
- [9] S. Summart, C. Thongsopa, and W. Jaikla, "OTA based current-mode sinusoidal quadrature oscillator with non-interactive control," *PRZEGŁAD ELEKTROTECHNICZNY (Electrical Review)*, pp. 14–17, July 2012.
- [10] A. J. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal, "Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 05, pp. 1068–1077, May 2005.
- [11] P. Sun and P. Liu, "Analysis of parasitic effects in triple-well CMOS SPDT switch," *Electronics Letters*, vol. 49, no. 11, November 2013.
- [12] F. J. Huang and K. K. O, "A $0.5\text{-}\mu\text{m}$ CMOS T/R switch for 900-MHz wireless applications," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 03, pp. 486–492, March 2001.
- [13] K. K. O, X. Li, F. J. Huang, and W. Foley, "Cmos components for 802.11b wireless lan applications," *IEEE Radio Frequency Integrated Circuits Symposium*, pp. 103–106, 2002.
- [14] K. Yamamoto, T. Heima, A. Furukawa, M. Ono, Y. Hashizume, H. Komurasaki, S. Maeda, H. Sato, and N. Kato, "A 2.4-ghz band 1.8-v operation single-chip si-cmos t/r-mmic front-end with a low insertion switch," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 08, pp. 1186–1197, August 2001.
- [15] R. H. Caverly, "Linear and nonlinear characteristics of the silicon CMOS monolithic 50 ohms microwave and RF control element," *IEEE Journal of Solid-State Circuits*, vol. 34, no. 01, pp. 2323–3228, January 1999.
- [16] Y. Tsividis, *Operation and Modeling of the MOS Transistors*, 2nd ed. McGraw-Hill, 1999.
- [17] Z. Li and K. K. O, "15-GHz fully integrated NMOS switches in a $0.13\mu\text{m}$ CMOS process," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 11, pp. 2323–3228, November 2005.
- [18] F. J. Huang and K. K. O, "A 900-mhz t/r switch with 0.8 db insertion loss in a $0.5\mu\text{m}$ cmos process," *IEEE Custom Integrated Circuits Conference*, pp. 341–344, 2000.
- [19] M. Halgas and M. Tadeusiewicz, "Analysis of CMOS circuits having multiple DC operating points," *PRZEGŁAD ELEKTROTECHNICZNY (Electrical Review)*, pp. 40–42, July 2011.
- [20] A. B. Grebene, *Bipolar and MOS Analog Integrated Circuit Design*. John Wiley & Sons, 2002.
- [21] P. E. Allen and D. R. Holberg, *CMOS analog circuit design*, 2nd ed. Oxford University Press, 2002.
- [22] A. Hastings, *The Art of Analog Layout*. Prentice Hall, 2001.

Authors: Prof. C. E. Capovilla, Universidade Federal do ABC, Rua Santa Adélia, 166 - CEP 09.210-170, Santo André -SP, Brazil email: carlos.capovilla@ufabc.edu.br
 Prof. H. X. Araujo, Universidade Federal de São João del-Rei, Rod.: MG 443, KM 7 - CEP: 36.420-000, Ouro Branco - MG, Brazil email: hxaraujo@ufsj.edu.br
 Prof. L. C. Kretly, Universidade Estadual de Campinas, Av. Albert Einstein - 400 - CEP: 13.083-852, Campinas - SP, Brazil email: kretly@dmo.fee.unicamp.br