# Mathematical modeling and engineering design of multi-level inverter based on selective harmonic elimination 


#### Abstract

SHE is a well-studied alternative to common PWM methods. This work shows how to use a Newton Raphson method to selectively reduce higher or lower order harmonics while preserving the needed fundamental voltage in asymmetrical multilevel inverter. This strategy can be used with any number of levels in asymmetrical multilevel inverter. For example, a 9-level and 27-level asymmetrical multilevel inverter is analyzed in this research, and the optimal angles are determined to eliminate the 3rd, 5th and 7th harmonics for nine level inverter and to eliminate twelve odd harmonic from $3^{\text {rd }}$ harmonic to 25th harmonic for twenty seven level inverter.

Streszczenie. SHE jest dobrze zbadaną alternatywą dla popularnych metod PWM. Ta praca pokazuje, jak wykorzystać metodę Newtona Raphsona do selektywnej redukcji wyższych lub niższych harmonicznych przy jednoczesnym zachowaniu wymaganego napięcia podstawowego w asymetrycznym falowniku wielopoziomowym. Ta strategia może być stosowana z dowolną liczbą poziomów w asymetrycznym falowniku wielopoziomowym. Na przykład w tych badaniach analizowany jest 9-poziomowy i 27-poziomowy asymetryczny wielopoziomowy falownik, a optymalne kąty są określane w celu wyeliminowania 3, 5 i 7 harmonicznej dla 9-poziomowego falownika oraz wyeliminowania 12 nieparzystych harmonicznych od 3 do 25 harmonicznej. harmonicznych dla dwudziestu siedmiu poziomów falownika. (Modelowanie matematyczne i projektowanie inżynierskie wielopoziomowego falownika w oparciu o selektywną eliminację harmonicznych)


Keywords: selective harmonic elimination, THD, 9-level inverter, 27-level inverter.
Słowa kluczowe: selektywna eliminacja harmonicznych, 9-stopniowy przekształtnik

## Introduction

In recent years, multilevel inverters have become increasingly popular in high-power applications [1] and in variable-speed drives. It has found their way into a wide range of common applications, including fans, pumps, and other mechanical devices because their current ratings are lower at higher power levels [2]. Multilevel converters are also used in active filters [3].

A variety of multilevel inverter topologies have been investigated and presented [4]. Among them are: neutral point clamped inverters [5], flying capacitors inverters [6], and cascaded inverters [7], the neutral-point-clamped inverter has been widely employed in the industry [8]. The cascaded inverters topology, on the other hand, show several advantages Because e it has more levels and a lower voltage rate, the popular voltage all across motor windings is reduced. [9] In addition this topology is straightforward, and its modular design allows it to be easily expanded to accommodate any number of outpu
$t$ voltage levels are possible. The number of switches required in all popular multilevel converter topologies is determined by the output level required [10]. However, as the number of power switches increase, the complexity of the inverter circuit and control increase, as well as the price. Asymmetrical multilevel inverter can be utilized to give a high number of output levels without adding additional power switches [11].

The THD of the output voltage waveform must be kept below the acceptable limits when building an effective multilevel inverter. In order to obtain reduced THD, selective harmonic elimination (SHE) has been extensively researched. [12, 13]. The use of silicon carbide ( SiC ) switches in the inverter design can produce sinusoidal voltages with decreased total harmonic distortion [14].Fourier theory is used to analyze the output voltage waveform, which results in a series of nonlinear equations. If these equations have a solution, it indicates the switching angles required for a specific fundamental component and harmonic profile. To solve these sets of equations, iterative approaches such as the Newton-Raphson method have been applied [15]. This approach is derivative-dependent and may result in local optima, careful initial value selection alone ensures conversion [16]. Also, it presents another
strategy based on turning the transcendental problem into polynomial equations [17]. To eliminate certain harmonics, the resultant theory is employed to compute the switching angles. However Because the number of inverter levels rises, this technique appears to be undesirable.in addition to the degree of the polynomials in the mathematical model which is likely to cause numerical difficulties as well as a significant computing burden.

In this paper, a Newton Raphson technique will be provided It resolves the same problem in a more simple manner and any number of levels without requiring lengthy analytical expression derivation. Newton Raphson is a search approach that mimics biological evolutionary processes to locate the maximum number of functions. In the literature, there is a few instances of Newton Raphson applications for power electronics [18-21].

## Circuit topology

The asymmetrical structure employed in this research refers to the cascaded H -bridge ( CHB ) inverter structures with unequal dc voltage sources [22],[23]. When compared to the symmetrical CHB topology, this topology has the benefit of fewer power electronic Cascade inverter [25]. This can be accomplished by feeding the cascaded bridge inverter with Different dc voltage sources in a 1:3 ratio for nine -level and 1:3:9 for Twenty Seven -level. The polarity of H -bridge will be in three statuses, negative, positive or zero depending on the sequence of switching as shown in Fig1


Fig. 1.polarity status of H - Bridge

## 1. Nine Level Asymmetrical CHB

Fig. 2 depicts a 9 -level asymmetrical inverter made up of two H -bridge. Each H -bridge composed of four power switches and a different single dc voltage source. By using different switching sequences for each H -bridge, the output voltage HB1 can be equal to Vdc, 0, and -Vdc with suitable switching sequences used for both H-bridges. In contrast, the output voltage HB2 can be set to 3 Vdc , 0 Vdc , or -3 Vdc . As a result, the inverter's output voltage has nine different values: Vdc, 2Vdc, 3Vdc, 4Vdc, 0, -Vdc, $-2 \mathrm{Vdc},-3 \mathrm{Vdc}$, and 4 Vdc , as shown in Table 1


Fig. 2. Nine-level inverter output voltage


Fig. 3. Twenty-seven level inverter output voltage

## 2. Twenty Seven Level Asymmetrical CHB

Fig. 3 depicts a Twenty Seven -level asymmetrical CHB inverter made up of three H -bridges; four switches and an unequal single dc voltage source. Using different switching sequences for each H-bridge. The output of HB1 can be equal to $V d c, 0$, and $-V d c$ by using suitable switching sequences for both cells. In contrast, the output of HB2 can be set to $3 \mathrm{Vdc}, 0 \mathrm{Vdc}$, or -3 Vdc and the last output voltage HB3 can be set to 9 Vdc to -9 Vdc . As a result, the inverter's output voltage has nine different values: Vdc, $2 \mathrm{Vdc}, 3 \mathrm{Vdc}, 4 \mathrm{Vdc} . . .13 \mathrm{Vdc}, 0,-\mathrm{Vdc},-2 \mathrm{Vdc},-3 \mathrm{Vdc} . . .-13$ Vdc , as shown in.Table.2.

Table 1. Nine-level inverter output voltage with polarities

| Output voltage |  |  |
| :--- | :--- | :--- |
| H H-bridge1 | H-brige2 |  |
| 4 VDC | Positive | Positive |
| 3 VDC | Zero | Positive |
| 2 VDC | Negative | Positive |
| 1 VDC | Positive | Zero |
| 0 VDC | Zero | Zero |
| -1 VDC | Negative | Zero |
| -2 VDC | Positive | Negative |
| -3 VDC | Zero | Negative |
| -4 VDC | Negative | Negative |

Table 2. Twenty-seven level inverter output voltage with polarities

| Output <br> voltage | H-brige1 | H-brige2 | H-brige3 |
| :--- | :--- | :--- | :--- |
| 13 VDC | Positive | Positive | Positive |
| 12 VDC | Zero | Positive | Positive |
| 11 VDC | Negative | Positive | Positive |


| 10 VDC | Positive | Zero | Positive |
| :--- | :--- | :--- | :--- |
| 9 VDC | Zero | Zero | Positive |
| 8 VDC | Negative | Zero | Positive |
| 7 VDC | Positive | Negative | Positive |
| 6 VDC | Zero | Negative | Positive |
| 5 VDC | Negative | Negative | Positive |
| 4 VDC | Positive | Positive | Zero |
| 3 VDC | Zero | Positive | Zero |
| 2 VDC | Negative | Positive | Zero |
| 1 VDC | Positive | Zero | Zero |
| 0 VDC | Zero | Zero | Zero |
| -1 VDC | Negative | Zero | Zero |
| -2 VDC | Zero | Negative | Zero |
| -3 VDC | Positive | Negative | Zero |
| -4 VDC | Negative | Negative | Zero |
| -5 VDC | Zero | Positive | Negative |
| -6 VDC | Positive | Positive | Negative |
| -7 VDC | Negative | Positive | Negative |
| -8 VDC | Zero | Zero | Negative |
| -9 VDC | Positive | Zero | Negative |
| -10 VDC | Negative | Zero | Negative |
| -11 VDC | Zero | Negative | Negative |
| -12 VDC | Positive | Negative | Negative |
| -13 VDC | Negative | Negative | Negative |

## Proposed SHE Modulation

Despite the fact that there are other modulation strategies, the SHE method is extensively used in higher power applications [26]; in both two-level and multilevel inverter topologies. The goal of SHE modulation in this work is to create a staircase waveform with optimum voltage waveform steps in order to eliminate specific order harmonics. For a nine-level inverter, For SHE modulation, the Fourier equation of the inverter output voltage is:

$$
\begin{equation*}
\operatorname{Vinv}(\omega \tau)=\frac{4 \mathrm{vdc}}{\mathrm{n} \pi} \sum_{\mathrm{n}=1,3,5,7}^{\infty}[\cos (\mathrm{n} \theta 1)+\cos (\mathrm{n} \theta 2)+ \tag{1}
\end{equation*}
$$ $\cos (n \theta 3)+\cos (n \theta 4)] * \sin (n \omega \tau)$

Where $\theta 1-\theta 4$ are the switching angles in the first quarter waveform at each level and must satisfy the following criteria:
$\theta 1<\theta 2<\theta 3<\theta 4<\pi / 2$. The following equations can be used to calculate the switching angles:
(2)
$\cos (\theta 1)+\cos (\theta 2)+\cos (\theta 3)+\cos (\theta 4)=\quad 4 M$
$\cos (3 \theta 1)+\cos (3 \theta 2)+\cos (3 \theta 3)+\cos (3 \theta 4)=0$
$\cos (5 \theta 1)+\cos (5 \theta 2)+\cos (5 \theta 3)+\cos (5 \theta 4)=0$
$\cos (7 \theta 1)+\cos (7 \theta 2)+\cos (7 \theta 3)+\cos (7 \theta 4)=0$
For 27 level For SHE modulation, the Fourier equation of the inverter output voltage is:
(3)
$\operatorname{Vinv}(\omega \tau)=\frac{4 v d c}{n \pi} \sum_{n=1,3,5,7,9,11,13,15,17,19,21,23,25}^{\infty}[\cos (n \theta 1)+$ $\cos (n \theta 2)+\cdots \cdot+\cos (n \theta 13)+] * 3)$
With the switching angle set from $\theta 1$ to $\theta 13$, the condition is the same as in the 9 -level SHE modulation approach, where $\theta 1<\theta 2<\theta 3<\theta 4<\theta 5<\theta 6<\theta 7<\theta 8<\theta 9<\theta 10<\theta 11<$ $\theta 12<\theta 13<\pi / 2$. To get the correct switching angles for the selected 27-level asymmetrical CHB inverter, sets of transcendental equations are required. The first equation represents the fundamental voltage, while the second equation is utilized to remove selected low-order harmonics. The resulted harmonic equations are as follows:
(4)

$$
\begin{gathered}
\cos (\theta 1)+\cos (\theta 2)+\cos (\theta 3)+\cdots \cdot+\cos (\theta 13)=13 \mathrm{M} \\
\cos (3 \theta 1)+\cos (3 \theta 2)+\cos (3 \theta 3)+\cdots \cos (3 \theta 13)=0 \\
\cos (25 \theta 1)+\cos (25 \theta 2)+\cos (25 \theta 3)+\cdots \cdot+\cos (25 \theta 13) \\
=0
\end{gathered}
$$

The Newton Raphson method can be used to solve the sets of nonlinear equations in (1) and (3). One of the quickest iteration algorithms, begins with a reasonable approximation and eventually converges at the zero of the specified set of equations. The switching angles are calculated by using Matlab in this study. The total harmonic distortion (THD) of the set of switching angles is then evaluated in order to choose the best solution.
(5) $\theta^{j}=\left[\theta_{1}^{j}, \theta_{2}^{j}, \theta_{3}^{j}, \ldots . \theta_{N}^{j}\right]$
(6) $\quad F^{j}=\left[\begin{array}{c}\cos \left(\theta_{1}^{j}\right)-\cos \left(\theta_{2}^{j}\right)+\cdots \pm \cos \left(\theta_{N}^{j}\right) \\ \cos \left(3 \theta_{1}^{j}\right)-\cos \left(3 \theta_{2}^{j}\right)+\cdots \pm \cos \left(3 \theta_{N}^{j}\right) \\ \cos \left(N \theta_{1}^{j}\right)-\cos \left(N \theta_{2}^{j}\right)+\cdots \pm \cos \left(N \theta_{N}^{j}\right)\end{array}\right]$
(7) $\frac{d F^{j}}{d \theta}=\left[\begin{array}{c}-\sin \left(\theta_{1}^{j}\right)+\sin \left(\theta_{2}^{j}\right)-\cdots \pm \sin \left(\theta_{N}^{j}\right) \\ -3 \sin \left(3 \theta_{1}^{j}\right)+3 \sin \left(3 \theta_{2}^{j}\right)-\cdots \pm 3 \sin \left(3 \theta_{N}^{j}\right) \\ -N \sin \left(N \theta_{1}^{j}\right)+N \sin \left(N \theta_{2}^{j}\right)-\cdots \pm N \sin \left(N \theta_{N}^{j}\right)\end{array}\right]$
(8) $T=\left[\frac{N M}{\pi} 00000 \ldots \ldots .0\right]$

Where T harmonic amplitude matrix, N number of level and M modulation index

## (9) <br> $$
F(\theta)=T
$$

By solving the nonlinear equation using Matlab, the optimum THD of a 9-level CHB inverter which is obtained at switching angles of $7.25^{\circ}, 21^{\circ}, 36^{\circ}$ and $55.93^{\circ}$ for $\theta 1, \theta 2, \theta 3$ and $\theta 4$, respectively, in order to cancel the 3rd, 5th and 7th harmonics, while the optimum THD of a 27 -level CHB inverter is obtained at switching angles of $4.25^{\circ}, 7.27^{\circ}$, $11.75^{\circ}, 16.2^{\circ}, 21.35^{\circ}, 27^{\circ}, 31.9^{\circ}, 37.5^{\circ}, 43.79^{\circ}, 49.3^{\circ}, 57.6^{\circ}$, $70.2^{\circ}$ and $89.4^{\circ}$ for $\theta 1, \theta 2, \theta 3, \theta 4, \theta 5, \theta 6, \theta 7, \theta 8, \theta 9, \theta 10$, $\theta 11, \theta 12$ and $\theta 13$, respectively, in order to cancel twelve odd harmonic from 3rd harmonic to 25th harmonic for twenty seven level inverter .

## Simulation results

Switching techniques were used to confirm the selected structures. MATLAB/Simulink is used to model both 9 -level asymmetrical cascade inverter and Twenty Seven -level asymmetrical cascade inverter topologies. The simulations are run by using a set of switching angles to eliminate specific harmonic contents, as shown in Table 3.The used topology firstly applied for nine-level asymmetrical cascade inverter consists of two Different dc voltage sources, each of which is Vdc and 3 Vdc . Figures 6(a) and 6(b) show the inverter output voltage and voltage THD, respectively. The voltage THD of the 9 -level CHB inverter is $9.95 \%$; according to simulation data. The harmonic contents of the 3rd, 5th, and 7 th harmonics are removed. The same topology is used for Twenty Seven -level asymmetrical cascade inverter consists of three unequal dc voltage sources, each of which is $\mathrm{Vdc}, 3 \mathrm{Vdc}$ and 9 Vdc . Figures 6(a) and 6(b) show the inverter output voltage and voltage THD, respectively. The voltage THD of the nine-level cascade inverter is $3.82 \%$, which is lower than the voltage THD of the 9 -level cascade inverter, according to simulation data. The harmonic contents of the 3rd, 5th, 7th, 9th, 11th, 13th, 15th, 17 th, 19 th, 21 st, 23 rd and 25 th harmonics are removed.

Table 3 switching angle for Nine and Twenty seven inverter

| NO level | Switching angles in degree |
| :---: | :---: |
| 9 level | $7.25,21,36,55.93$ |
| 27 level | $4.25,7.27,11.75,16.2,21.35,27$, |
|  | $31.9,37.5,43.79,49.3,57.6,70.2$, |
|  | 89.4 |



Fig. 5 The nine-level asymmetrical cascade inverter. (a) The voltage output (b) voltage THD



Fig. 6. The Twenty Seven -level asymmetrical cascade inverter (a) The voltage output (b) voltage THD

In the Fig 5 b , we notice that the third, fifth and seventh harmonics have been canceled
In the figure 6 b , we notice that the 3 rd, 5 th, 7 th, 9 th, 11 th, 13th, 15th, 17th, 19th, 21st, 23rd and 25th harmonics have been canceled

## Conclusion

For two CHB inverter topologies, this study shows selective harmonic elimination using the Newton-Raphson method. CHB inverters with 9 levels and 27 levels of asymmetric were designed. The proposed SHE for a singlephase CHB inverter was simulated by MATLAB/Simulink. In both cases, the proposed switching angles are capable of removing some low order harmonic components. Also, a lowering THD in the output voltage was obtained. The THD of the Twenty-seven level asymmetrical cascade inverter is much lower than that of the nine-level asymmetrical cascade inverter, according to the results.

## Authors:

Layth S Salman - E-mail laith.saadi2020@stu.uoninevah.edu.iq , got his B.Sc. degrees from College of Electronics Engineering, Ninevah University, Mosul, Iraq in 2014. Now, he is a M.Sc. student at College of Electronics Engineering, Ninevah University.
Harith Al-Badrani- E-mail: harith.mohammed@uoninevah.edu.iq, received the B.Sc and M.Sc. degrees from Northern Technical University, Mosul, Iraq. He got his Ph.D.-Ing. degree in Power Electronics and Electrical Drives at the Department of Electrical Engineering and Computer Science, University of Siegen, Germany in 2018. He worked as Scientific Researcher at University of Siegen from 2015 to 2018. He currently working as a lecturer at College of Electronics Engineering, Ninevah University, Mosul, Iraq

## REFERENCES

[1] J. Rodriguez, J.S. Lai, F.Z. Peng, "Multilevel inverters: a survey of topologies, control and applications", IEEE Transaction on Power Electronics, vol. 49, no. 4, pp. 724-738, August 2002.
[2] G. Baoming, F.Z. Peng, A.T. de Almeida, H. Abu-Rub, "An Effective Control Technique for Medium-Voltage High-Power Induction Motor Fed by Cascaded Neutral-Point-Clamped Inverter", IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2659-2668, August 2010.
[3] H. Kojima, K. Matsui, K. Tsuboi, "Static Var compensator having active filter function for lower order harmonics", IEEE Conference on Industrial Electronics Society, IECON'04, vol. 2, pp. 1133-1138, November 2004.
[4] Saad, Hadeel \& Al-Badrani, Harith \& Younis, Ahmad. (2021). Design and simulation of cascaded H-bridge 5-level inverter for grid connection system based on multi-carrier PWM technique. IOP Conference Series: Materials Science and Engineering. 1152. 012034. 10.1088/1757-899X/1152/1/012034.
[5] J. Rodriguez, S. Bernet, P.K. Steimer, I.E. Lizama, "A Survey on Neutral-Point-Clamped Inverters", IEEE Transactions on Industrial Electronics, vol. 57, no. 7, pp. 2219-2230, July 2010.
[6] J. Huang, K.A. Corzine, "Extended operation of flying capacitor multilevel inverters", IEEE Transactions on Power Electronics, vol. 21, no. 1, pp. 140-147, January 2006.
[7] E. Babaei, "A cascade Multilevel Converter Topology With Reduced Number of Switches", IEEE Transactions on Power Electronics, vol. 23, no. 6, pp. 2657-2664, November 2008.
[8] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L.G. Franquelo, B. Wu, J. Rodriguez, M.A. Pérez, J.I. Leon, "Recent Advances and Industrial Applications of Multilevel Converters", IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2553-2580, August 2010.
[9] L.M. Tolbert, F.Z. Peng, T.G. Habetler, "Multilevel converters for large electric drives", IEEE Transactions on Industry Applications, vol. 35, no. 1, pp. 36-44, January-February 1999.
[10] J. Rodriguez, L.G. Franquelo, S. Kouro, J.I. Leon, R.C. Portillo, M.M. Prats, M.A. Pérez, "Multilevel Converters: An Enabling Technology for High-Power Applications", Proceedings of the IEEE, vol. 97, no. 11, pp. 1786-1817, November 2009.
[11] J. Song-Manguelle, S. Mariethoz, M. Veenstra, A. Rufer, "A Generalized Design Principle of a Uniform Step Asymmetrical Multilevel Converter for High Power Conversion", European Conference on Power Electronics and Applications, EPE'01, Graz, Austria, August 2001.
[12] M.S.A. Dahidah, V.G. Agelidis, "Selective Harmonic Elimination PWM Control for Cascaded Multilevel Voltage

Source Converters: A Generalized Formula", IEEE Transaction on Power Electronics, vol. 23, no. 4, pp. 1620-
1630, July 2008.
[13] A. Hiendro, "Multiple Switching Patterns for SHEPWM Inverters Using Differential Evolution Algorithms", International Journal of Power Electronics and Drive System (IJPEDS), vol. 1, no. 2, pp. 94-103, December 2011.
[14] H. Al-Badrani, S. Feuersaenger and M. Pacas, "VSI with Sinusoidal Voltages for an Enhanced Sensorless Control of the Induction Machine," PCIM Europe 2018; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2018, pp. 1-7.
[15] T. Cunnyngham, "Cascade multilevel inverters for large hybridelectric vehicle applications with variant dc sources", Master thesis, University of Tennessee, Knoxville, 2001.
[16] J. Kumar, B. Das, P. Agarwal, "Selective Harmonic Elimination Technique for a Multilevel Inverter", Fifteenth National Power Systems Conference, NPSC'08, IIT Bombay, pp. 608-613, December 2008.
[17] R. Taleb, A. Derrouazin, "USAMI Control with a Higher Order Harmonics Elimination Strategy based on the Resultant Theory", Energy Procedia, Elsevier Ltd, vol. 50, pp. 1045-1055, 2014.
[18] V. Jegathesan, "Genetic algorithm based solution in PWM converter switching for voltage source inverter feeding an induction motor drive", AJSTD, vol. 26, no. 2, pp. 45-60, 2010.
[19] N. Tutkun, "Improved power quality in a single-phase PWM inverter voltage with bipolar notches through the hybrid genetic algorithms", Expert Systems with Applications, Elsevier Ltd, vol. 37, no. 8, pp. 5614-5620, August 2010.
[20] A.R. Firdaus, A.S. Rahman, "Genetic Algorithm of Sliding Mode Control Design for Manipulator Robot", Telkomnika, vol. 10, no. 4, pp. 645-654, December 2012.
[21] F. Tahami, H. Nademi, M. Rezaei, "Maximum Torque per Ampere Control of Permanent Magnet Synchronous Motor Using Genetic Algorithm", Telkomnika, vol. 9, no. 2, pp. 237244, August 2011.
[22] F. Khoucha, et al., "A Comparison of Symmetrical and Asymmetrical Three-Phase H-Bridge Multilevel Inverter
for DTC Induction Motor Drives," IEEE Transactions on Energy Conversion, vol/issue: 26(1), pp. 64-72, $2011 . \mathrm{s}$
[23] A. Nami, et al., "Comparison Between Symmetrical and Asymmetrical Single Phase Multilevel Inverter with
Diode-Clamped Topology," IEEE Power Electronics Specialist Conference, vol. 15, pp. 2921-2925, 2008.
[24] E. Kabalci, et al., "Modelling a 7-level Asymmetrical H-bridge Multilevel Inverter with PS-SPWM Control,"
Acemp-Electromotion 2011, pp. 578-583, 2011.
[25] J. Rodriguez, et al., "Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives,"
IEEE Transactions on Industrial Electronics, vol. 54, pp. 29302944, 2007.
[26] P. Avirajamanjula, P. Palanivel, "Corroboration of Normalized Least Mean Square Based Adaptive Selective Current Harmonic Elimination in Voltage Source Inverter using DSP Processor", International Journal of Power Electronics and Drive System (IJPEDS), vol. 6, no. 1, pp. 178-184, 2015.

